

Processor Architecture: Pipeline

COMP402127: Introduction to Computer Systems

<https://xjtu-ics.github.io/>

Danfeng Shan

Xi'an Jiaotong University

Today

- Overview
- Y86-64 Instruction Set Architecture
- Logic Design
- Sequential Implementation
- **Pipelined Implementation (Part A)**
- Pipelined Implementation (Part B)
- Wrap-Up

Overview

□ General Principles of Pipelining

- ◆ Goal
- ◆ Difficulties

□ Creating a Pipelined Y86-64 Processor

- ◆ Rearranging SEQ
- ◆ Inserting pipeline registers
- ◆ Problems with data and control hazards

Real-World Pipelines



10s



10s



10s



10s

Sequential



10s



10s



10s



10s

Pipeline

Real-World Pipelines


□ Idea

- ◆ Divide process into independent stages
- ◆ Move objects through stages in sequence
- ◆ At any given times, multiple objects being processed



Pipeline


Computational Example



□ System

- ◆ Computation requires total of 300 picoseconds
- ◆ Additional 20 picoseconds to save result in register
- ◆ Must have clock cycle of at least 320 ps

3-Way Pipelined Version




□ System

- ◆ Divide combinational logic into 3 blocks of 100 ps each
- ◆ Can begin new operation as soon as previous one passes through stage A.
 - Begin new operation every 120 ps
- ◆ Overall latency increases
 - 360 ps from start to finish


Pipeline Diagrams

□ Unpipelined





- ◆ Cannot start new operation until previous one completes

□ 3-Way Pipelined




- ◆ Up to 3 operations in process simultaneously

Operating a Pipeline




Limitations: Nonuniform Delays




- ◆ Throughput limited by slowest stage
- ◆ Other stages sit idle for much of the time
- ◆ Challenging to partition system into balanced stages

Limitations: Register Overhead



- ◆ As try to deepen pipeline, overhead of loading registers becomes more significant
- ◆ Percentage of clock cycle spent loading register:
 - 1-stage pipeline: 6.25%
 - 3-stage pipeline: 16.67%
 - 6-stage pipeline: 28.57%
- ◆ High speeds of modern processor designs obtained through very deep pipelining


Data Dependencies



□ System

- ◆ Each operation depends on result from preceding one

Data Hazards



- ◆ Result does not feed back around in time for next operation
- ◆ Pipelining has changed behavior of system

Data Dependencies in Processors


```
1  irmovq $50, %rax
2  addq %rax, %rbx
3  mrmovq 100(%rbx), %rdx
```

```
graph TD
    1_1_1((1)) -- %rax --> 2_2_1((2))
    2_2_2((2)) -- %rbx --> 3_3_1((3))
```

- ◆ Result from one instruction used as operand for another
 - Read-after-write (RAW) dependency
- ◆ Very common in actual programs
- ◆ Must make sure our pipeline handles these properly
 - Get correct results
 - Minimize performance impact

SEQ Hardware

- ◆ Stages occur in sequence
- ◆ One operation in process at a time



SEQ+ Hardware


- ◆ Still sequential implementation
- ◆ Reorder PC stage to put at beginning

□ PC Stage



- ◆ Task is to select PC for current instruction
- ◆ Based on results computed by previous instruction

□ Processor State

- ◆ PC is no longer stored in register
- ◆ But, can determine PC based on other stored information



Adding Pipeline Registers



Pipeline Stages

Fetch

- ◆ Select current PC
- ◆ Read instruction
- ◆ Compute incremented PC

Decode

- ◆ Read program registers

Execute


- ◆ Operate ALU

Memory

- ◆ Read or write data memory


Write Back

- ◆ Update register file



PIPE- Hardware

- ◆ Pipeline registers hold intermediate values from instruction execution
- **Forward (Upward) Paths**
 - ◆ Values passed from one stage to next
 - ◆ Cannot jump past stages
 - e.g., valC passes through decode




Signal Naming Conventions

□ S_Field

- ◆ Value of Field held in stage S pipeline register

□ s_Field

- ◆ Value of Field computed in stage S



Feedback Paths

Predicted PC

- ◆ Guess value of next PC

Branch information


- ◆ Jump taken/not-taken
- ◆ Fall-through or target address

Return point


- ◆ Read from memory

Register updates

- ◆ To register file write ports



Predicting the PC



- ◆ Start fetch of new instruction after current one has completed fetch stage
 - Not enough time to reliably determine next instruction
- ◆ Guess which instruction will follow
 - Recover if prediction was incorrect

Our Prediction Strategy

□ Instructions that Don't Transfer Control

- ◆ Predict next PC to be valP
- ◆ Always reliable

□ Call and Unconditional Jumps

- ◆ Predict next PC to be valC (destination)
- ◆ Always reliable


□ Conditional Jumps

- ◆ Predict next PC to be valC (destination)
- ◆ Only correct if branch is taken
 - Typically right 60% of time

□ Return Instruction

- ◆ Don't try to predict

Recovering from PC Misprediction



◆ Mispredicted Jump

- Will see branch condition flag once instruction reaches memory stage
- Can get fall-through PC from valA (value M_valA)


◆ Return Instruction

- Will get return PC when `ret` reaches write-back stage (*W_valM*)

Pipeline Demonstration

```
irmovq    $1,%rax    #I1
irmovq    $2,%rcx    #I2
irmovq    $3,%rdx    #I3
irmovq    $4,%rbx    #I4
halt                      #I5
```

- File: demo-basic.js



Data Dependencies: 3 Nop's

```
# demo-h3.ys
```

```
0x000: irmovq $10,%rdx
```

```
0x00a: irmovq $3,%rax
```


```
0x014: nop
```

```
0x015: nop
```

```
0x016: nop
```


```
0x017: addq %rdx,%rax
```

```
0x019: halt
```



Data Dependencies: 2 Nop's

```
# demo-h2.js
0x000: irmovq $10,%rdx
0x00a: irmovq $3,%rax
0x014: nop
0x015: nop
0x016: addq %rdx,%rax
0x018: halt
```



Data Dependencies: I Nop

```
# demo-h1.ys
```


```
0x000: irmovq $10,%rdx
```

```
0x00a: irmovq $3,%rax
```


```
0x014: nop
```

```
0x015: addq %rdx,%rax
```


```
0x017: halt
```



Cycle 5




⋮



Error

Data Dependencies: No Nop

```
# demo-h0.ys
0x000: irmovq $10,%rdx
0x00a: irmovq $3,%rax
0x014: addq %rdx,%rax
0x016: halt
```



Branch Misprediction Example

demo-j.ys

```
0x000:    xorq %rax,%rax
0x002:    jne  t           # Not taken
0x00b:    irmovq $1, %rax  # Fall through
0x015:    nop
0x016:    nop
0x017:    nop
0x018:    halt
0x019:  t:  irmovq $3, %rdx  # Target (Should not execute)
0x023:    irmovq $4, %rcx  # Should not execute
0x02d:    irmovq $5, %rdx  # Should not execute
```


◆ Should only execute first 7 instructions

Branch Misprediction Trace

demo-j

	1	2	3	4	5	6	7	8	9
0x000: xorq %rax,%rax	F	D	E	M	W				
0x002: jne t # Not taken		F	D	E	M	W			
0x019: t: irmovq \$3, %rdx # Target			F	D	E	M	W		
0x023: irmovq \$4, %rcx # Target+1				F	D	E	M	W	
0x00b: irmovq \$1, %rax # Fall Through					F	D	E	M	W

- ◆ Incorrectly execute three instructions at branch target



Return Example

demo-ret.js

```

0x000:    irmovq Stack,%rsp    # Intialize stack pointer
0x00a:    nop                  # Avoid hazard on %rsp
0x00b:    nop
0x00c:    nop
0x00d:    call p                # Procedure call
0x016:    irmovq $5,%rsi        # Return point
0x020:    halt
0x020:    .pos 0x20
0x020:    p: nop                  # procedure
0x021:    nop
0x022:    nop
0x023:    ret
0x024:    irmovq $1,%rax          # Should not be executed
0x02e:    irmovq $2,%rcx          # Should not be executed
0x038:    irmovq $3,%rdx          # Should not be executed
0x042:    irmovq $4,%rbx          # Should not be executed
0x100:    .pos 0x100
0x100:    Stack:                  # Initial stack pointer


```

◆ Require lots of nops to avoid data hazards


Incorrect Return Example

demo-ret

```
0x033:    ret
0x034:    irmovq $1,%rax # Oops!
0x03e:    irmovq $2,%rcx # Oops!
0x048:    irmovq $3,%rdx # Oops!
0x052:    irmovq $5,%rsi # Return
```



- ◆ Incorrectly execute 3 instructions following **ret**



Pipeline Summary

□ Concept

- ◆ Break instruction execution into 5 stages
- ◆ Run instructions through in pipelined mode

□ Limitations

- ◆ Can't handle dependencies between instructions when instructions follow too closely
- ◆ Data dependencies
 - One instruction writes register, later one reads it
- ◆ Control dependency
 - Instruction sets PC in way that pipeline did not predict correctly
 - Mispredicted branch and return

□ Fixing the Pipeline

- ◆ We'll do that next time