





Cache Access Path

Spring 2025 ICS Team

Cache Structure


Cache Line Structure




Initialize

Tick


0




L1 (2-way)



L2 (3-way)



L3 (4-way)




Memory

Read a

Cache line affected


Tick 3

8. Return a = 10 ↑ ↓ 1. Read a in L1, miss




L1, L2, L3 miss


7. Fetch cache line to L1 ↑ ↓ 2. Read a in L2, miss



6. Fetch cache line to L2 ↑ ↓ 3. Read a in L3, miss



5. Fetch cache line to L3 ↑ ↓ 4. Read a in memory



Read b


Cache line affected

Tick

6

8. Return b = 20


1. Read b in L1, miss



L1, L2, L3 miss


7. Fetch cache line to L1

2. Read b in L2, miss




6. Fetch cache line to L2

3. Read b in L3, miss



5. Fetch cache line to L3

4. Read b in memory



Cache line affected

Read a

Tick





7

2. Return a = 10



1. Read a in L1, hit

L1 hit



Write b

2. Write b = 21 and return







1. Write b = 21 in L1, hit

Cache line affected

Tick

8

L1 hit



Read c

Cache line affected

LRU	Valid	Dirty	Data
7	1	0	a = 10


Tick

11

9. Return c = 30

1. Read c in L1, miss


7. Drop not dirty data



**L1, L2, L3 miss
L1 evict (not dirty)**


8. Fetch cache line to L1

2. Read c in L2, miss




6. Fetch cache line to L2

3. Read c in L3, miss



5. Fetch cache line to L3

4. Read c in memory



Write a


Cache line affected

Tick 14

**L1 miss, L2 hit
L1 evict (dirty)
write back to L2**

5. Write a = 11 and return




1. Write a = 11 in L1, miss



4. Fetch cache line to L1

2. Read a in L2, hit

3. Write dirty data back to L2



Memory

Read d

Cache line affected


Tick 17

10. Return d = 40

1. Read d in L1, miss

LRU	Valid	Dirty	Data
11	1	0	c = 30


8. Drop not dirty data



L1, L2, L3 miss
L2 back invalidation L1
L1 evict (not dirty)
L2 evict (not dirty)

9. Fetch cache line to L1

2. Read d in L2, miss




L2 (3-way)

7. Fetch cache line to L2

3. Read d in L3, miss

6. Drop not dirty data

LRU	Valid	Dirty	Data
10	1	0	c = 30



L3 (4-way)

5. Fetch cache line to L3

4. Read d in memory




Memory

Cache line affected

Read c (cont'd)


Tick 19




Read c (cont'd)

Cache line affected



Tick 20



L1, L2 miss, L3 hit
L2 Back Invalidation
L1 Evict (Dirty)
L2 Evict (Dirty)



6. L1 write dirty data back to L2




Read c


Cache line affected

Tick 22



9. Return c = 30



8. Fetch cache line to L1



7. Fetch cache line to L2



L1, L2 miss, L3 hit
L2 Back Invalidation
L1 Evict (Dirty)
L2 Evict (Dirty)

Write b

Cache line affected

Tick 24

5. Write b = 22 and return


1. Write b = 22 in L1, miss

3. Drop not dirty data

4. Fetch cache line to L1

2. Read b in L2, hit

L1 miss, L2 hit
L1 Evict (Not Dirty)




Write c




Cache line affected

Tick 25

3. Write c = 31 and return 1. Write c = 31 in L1, hit



L1 hit




Read e (cont'd)

Cache line affected

Tick 26

L1, L2, L3 miss
L3 Back Invalidation L2
L2 Back Invalidation L1
L1 evict dirty data to L2





Cache line affected



Read e (cont'd)

Tick 27

L1, L2, L3 miss
L3 Back Invalidation L2
L2 Back Invalidation L1
L1 evict dirty data to L2
L2 evict dirty data to L3





8. L1 write dirty data back to L2




Read e (cont'd)

Cache line affected


Tick 27



8. L2 write dirty data back to L3



9. L3 write dirty data back to Memory




L1, L2, L3 miss
L3 Back Invalidation L2
L2 Back Invalidation L1
L1 evict dirty data to L2
L2 evict dirty data to L3
L3 evict dirty data to Memory

Read e


Cache line affected

Tick 30


13. Return e = 50




12. Fetch cache line to L1



11. Fetch cache line to L2



10. Fetch cache line to L3




L1, L2, L3 miss
L3 Back Invalidation L2
L2 Back Invalidation L1
L1 evict dirty data to L2
L2 evict dirty data to L3
L3 evict dirty data to Memory

Read f (cont'd)

Cache line affected

Tick 30

**L1, L2, L3 miss
L3 Back Invalidation L2**




Cache line affected

Read f (cont'd)

Tick 30

L1, L2, L3 miss
L3 Back Invalidation L2
L1 Evict dirty data




Read f

Cache line affected




Tick 34

13. Return f = 60



L1, L2, L3 miss
L3 Back Invalidation L2
L1 Evict dirty data

12. Fetch cache line to L1




Cache line affected

Read b (cont'd)

Tick 35


**L1, L2, L3 miss
L3 Back Invalidation L2
L2 Evict dirty data to L3**

1. Read b in L1, miss



2. Read b in L2, miss


6. L2 need evict, back invalidation L1




5. L3 need evict, back invalidation L2

3. Read b in L3, miss

7. L2 write dirty data back to L3



4. Read b in memory






Read b (cont'd)


Cache line affected

Tick 34

L1, L2, L3 miss
L3 Back Invalidation L2
L2 Evict dirty data to L3
L3 Evict dirty data to memory



8. L3 write dirty data back to Memory



Cache line affected

Read b

13. Return b = 22

LRU	Valid	Dirty	Data
17	1	0	d = 40

Tick 38

11. Drop not dirty data

L1, L2, L3 miss
L3 Back Invalidation L2
L2 Evict dirty data to L3
L3 Evict dirty data to memory

LRU	Valid	Dirty	Data
38	1	0	b = 22
34	1	0	f = 60

L1 (2-way)

12. Fetch cache line to L1

LRU	Valid	Dirty	Data
37	1	0	b = 22
29	1	0	e = 50
32	1	0	f = 60

L2 (3-way)

10. Fetch cache line to L2

LRU	Valid	Dirty	Data
20	1	1	a = 11
28	1	0	e = 50
36	1	0	b = 22
31	1	0	f = 60

L3 (4-way)

9. Fetch cache line to L3

a = 10	b = 22	c = 31	d = 40	e = 50	f = 60
--------	--------	--------	--------	--------	--------


Memory

Cache line affected

Read d (cont'd)


Tick 38

1. Read d in L1, miss




L1, L2, L3 miss
L3 Evict dirty data to memory


2. Read d in L2, miss



3. Read d in L3, miss



4. Read d in memory 5. L3 write dirty data back to Memory



Read d

Cache line affected

Tick 41

**L1, L2, L3 miss
L3 Evict dirty data to memory**

11. Return d = 40

